PATENT NUMBER and ISSUE DATE

U.S. **UTILITY** Patent Application

APPL NUM 10015169	FILING DATE 10/23/2001	CLASS	4	1 1	SAR	EXAMINER	yerso
2.500	The state of the s	<i>44</i>	64	2816		an bàc	†
**APPLICANTS: Kawahata Ken; Yamada Yukimitsu;							
!	•	37 9	10	_0,0			
			•				
**CONTINUING DATA VERIFIED:							
		•	•				
							İ
			÷:	•			
	•				. •		
		. •	• •				
				•		•.	
				:			٠.
						 .	<i>'</i> .
** FOREIGN APPLICATIONS VERIFIED: JAPAN 2000-324496 10/24/2000							
1	24496 10/24/2000 08160 07/09/2001						
PG-PUB DO N	OT PUBLISH 🗖		RESCI	ND 🗖			
Foreign priority claim			s ⊡ no		ATTOR	RNEY DOCKET	NO
35 USC 119 conditions met □ yes □ no Verified and Acknowledged Examiners's initials					9281-4	195	
TITLE: Shift register circuit including first shift register having plurality of stages connected in cascade and second shift register having more stages							
and second sim	register having if	iore stag	es		U.S.DEP	T. OF COMM./PAT.& TM-F	TO-436L(Rev 12-94)
							

		*					
NOTICE OF ALLOWANCE MAILED			CLAIMS ALLOWED		/ED		
		Assistant Examiner	Total Claims		Print Claim for O.G		
ISSUE FEE			DRAWING				
Amount Due	Date Paid		Sheets Drwg.	Figo.Drag.	Print Fig.		
	<u> </u>	Primary Examiner		•			
TERMINAL		PREPARED FOR ISSUE	Application Examiner				
	DISCLAMER	WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					
			(000)	<u></u>	1 00 0011		

	DISK (CRF
--	--------	-----